Abstract-We describe a synthesis system that takes operating range constraints and inter and intracircuit parametric manufacturing variations into account while designing a sized and biased analog circuit. Previous approaches to computer-aided design for analog circuit synthesis have concentrated on nominal analog circuit design, and subsequent optimization of these circuits for statistical fluctuations and operating point ranges. Our approach simultaneously synthesizes and optimizes for operating and manufacturing variations by mapping the circuit design problem into an Infinite Programming problem and solving it using an annealing within annealing formulation. We present circuits designed by this integrated synthesis system, and show that they indeed meet their operating range and parametric manufacturing constraints. And finally, we show that our consideration of variations during the initial optimization-based circuit synthesis leads to better starting points for post-synthesis yield optimization than a classical nominal synthesis approach.
I. INTRODUCTION
A LTHOUGH one-fifth the size of the digital integrated circuit (IC) market, mixed-signal IC's represent one of the fastest-growing segments of the semiconductor industry. This continuing integration of analog functionality into traditionally digital application-specific ICs (ASIC's) coupled with the time-to-market pressures in this segment of the semiconductor industry has demanded increasing amounts of support from design automation tools and methodologies. While digital computer-aided design tools have supported the rapid transition of design ideas into silicon for a generation of designers, the analog portion of the mixed-signal IC, although small in size, is still typically designed by hand [1] , [2] .
A wide range of methodologies has emerged to design these circuits [3] . These methodologies start with circuit synthesis followed by circuit layout. This paper focuses on the circuit synthesis portion, in which performance specifications are translated into a schematic with sized transistors, a process involving topology selection as well as device sizing and biasing. Existing approaches tend to synthesize circuits considering only a nominal operating point and a nominal process point. At best, existing approaches allow the expert synthesis tool creator to presManuscript received July 22, 1998 ; revised August 23, 1999 . This work was supported in part by the Semiconductor Research Corporation (SRC) under Contract DC 068. This paper was recommended by Associate Editor M. Sarrafzadeh.
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Publisher Item Identifier S 0278-0070(00)06421-6. elect specific operating and process points for performance evaluation. Because ICs are sensitive to parametric fluctuations in the manufacturing process, design with a nominal set of manufacturing process parameters is insufficient. In addition, all circuits are sensitive to fluctuations in their operating conditions (e.g., power supply voltages and temperature). The importance of these variations leads to the two phase approach common in manual design: first, generate a nominal design using topologies known to be relatively tolerant of operating range and parametric manufacturing variations, then improve the design's manufacturablility using worst case methods.
An automated circuit design flow that combines analog circuit synthesis for nominal design and yield optimization for manufacturability can mimic this manual approach. The goal of analog circuit synthesis tools is to decrease design time. The goal of yield optimization tools is to improve the manufacturability of an already well-designed circuit. While both sets of tools are aimed at helping the designer, they both solve half the problem. Synthesis tools often create designs that are at the edge of the performance space, whereas a good human designer using a familiar topology can conservatively over-design to ensure adequate yield. We have empirically observed that yield optimization tools can improve the yields of good manual designs, but automatically synthesized circuits are often a bad starting point for gradient-based post-synthesis yield optimization.
Two examples make these issues concrete. Fig. 1 shows the impact of variation in a single environmental operating point variable on a small CMOS amplifier design. The variable is the supply voltage, , which has a nominal value of 5.0 V. two designs: one done manually, one done using synthesis [4] . Both designs meet the nominal specification of 70 dB of gain at 5.0 V, but the synthetic design shows large sensitivity to even small changes in . (One reason in this particular design is too many devices biased too close to the edge of saturation.) Fig. 2 shows the impact of manufacturing variation on a second small CMOS circuit. We consider here statistical variation in just one parameter:
, the PMOS flat-band voltage, ranging over variation. Fig. 2 plots two performance parameters, dc gain (on left -axis) and output swing (on right -axis), and also shows curves for both a manual, and a synthesized [4] design. Again, both designs meet nominal specifications in the presence of no variation, but the synthesized design shows large sensitivities to any variation. Fig. 3 illustrates an attempt to use post-design statistical yield maximization on the two designs from Fig. 2 . The figure plots circuit yield, determined via Monte Carlo analysis, after each iteration of a gradient-based yield optimization algorithm [5] . It can be seen that the manual design ramps quickly from 75% to near 100% estimated yield. However, the synthetic design makes no progress at all; its yield gradients are all essentially zero, locating this design in an inescapable local minimum.
Our goal in this paper is to address this specific problem: how to avoid nominal analog synthesis solutions that are so sensitive to operating/manufacturing variation that they defeat subsequent optimization attempts. To do this, we add simplified models of operating point and manufacturing variation to the nominal synthesis process. It is worth noting explicitly that we do not propose to obsolete post-design statistical optimization techniques. Our aim is not to create, in a single numerical search,a"perfect" circuit which meets all specifications and is immune to all variation. Rather, the goal is the practical one of managing the sensitivity to variation of these synthesized circuits, so that they are compatible withexistingpost-designyieldoptimization. We achieve this goal by developing a unified framework in which interchip and intrachip parametric fluctuations in the fabrication process, environmental operating point fluctuations, and the basic numerical search process of sizing and biasing an analog cell are all dealt with concurrently. We show how the problem can be formulated by adapting ideas from Infinite Programming [6] , and solved practically for analog cells using simulated annealing [7] for the required nonlinear optimizations. An early version of these ideas appeared in [8] . As far as we are aware, this is the first full circuit synthesis formulation which treats both operating and manufacturing variations, and the first application of infinite programming to this synthesis task.
The remainder of the paper is organized as follows. Section II reviews prior analog circuit synthesis approaches, with emphasis on the nominal synthesis approach that is our own numerical starting point. Section III shows how operating and manufacturing variations can be simplified so as to allow a unified treatment of these as constraints using a basic infinite programming formulation. Section IV introduces a highly simplified, idealized infinite programming algorithm, which allows us to highlight critical points of concern in problems of this type. Section V then develops a practical algorithm for application to analog synthesis, and also highlights the heuristics we employ when the assumptions that underly the idealized infinite programming algorithm are no longer valid. Section VI offers a variety of experimental synthesis results from a working implementation of these ideas. Finally, Section VII offers concluding remarks.
II. REVIEW OF ANALOG CIRCUIT SYNTHESIS
The advent of computer-based circuit simulation led to the first studies of computer-based circuit design, e.g., [9] . Since then, a variety of circuit synthesis approaches have been developed that range from solving both the topology selection and device sizing/biasing problems simultaneously [10] to solving them in tandem; from using circuit simulators for evaluating circuit performance [11] , to behavioral equations predicting circuit performance [12] , [13] ; from searching the design space with optimization [14] , [15] , to using a set of inverted behavioral equations with a restricted search space [1] . See [3] for a recent survey of analog circuit synthesis.
The system presented in this paper is based on ASTRX/OBLX [4] , which first translates the design problem into a cost function whose minimum is carefully crafted to be the best solution to the design problem, and then minimizes this cost function to synthesize the required circuit. It has been successful at designing the widest range of analog circuits to date [4] , [16] - [18] . The key ideas in the ASTRX/OBLX synthesis strategy are summarized below:
• Automatic Compilation: ASTRX compiles the input circuit design into a performance prediction module that maps the circuit component parameters (such as device lengths and widths) to the performance metrics (such as the circuit's dc gain) specified by the designer. If the designer specifies an equation for the circuit performance metric as a function of the component parameters, the mapping is trivial. For the remaining performance metrics, ASTRX links to the device modeling and circuit evaluation approaches below to create a cost function, or single metric that indicates how well the current component parameters can meet the circuit design goals and specifications.
• Synthesis via Optimization: The circuit synthesis problem is mapped onto a constrained optimization formulation that is solved in an unconstrained fashion, as will be detailed below.
• Device Modeling via Encapsulation: A compiled database of industrial models for active devices is used to provide the accuracy of a general-purpose circuit simulator, while making the synthesis tool independent of low-level modeling concerns [4] , [19] . The results presented in this paper use the BSIM1 model from this library.
• Circuit Evaluation by Model Order Reduction:
Asymptotic waveform evaluation (AWE) [20] is augmented with some simple, automatically generated analytical analyses to convert AWE transfer functions into circuit performances. AWE is a robust, efficient approach to analysis of arbitrary linear RLC circuits that for many applications is several orders of magnitude faster than SPICE. The circuit being synthesized is linearized, and AWE is used for all linear circuit performance evaluation.
• Efficiency via Relaxed-dc numerical formulation: Efficiency is gained by avoiding a CPU-intensive dc operating point solution after each perturbation of the circuit design variables [4] , [19] . Since encapsulated models must be treated numerically, as in circuit simulation, an iterative algorithm such as Newton Raphson is required to solve for the nodal voltages required to ensure the circuit obeys Kirchhoff's Current Law. For synthesis, Kirchhoff's Current Law is implicitly solved as an optimization goal by adding the list of nodal variables to the list of circuit design variables. Just as optimization goals are formulated, such as meeting gain or bandwidth constraints, now dc-correctness is formulated as yet another goal that needs to be met.
• Solution by Simulated Annealing: The optimization engine which drives the search for a circuit solution is simulated annealing [7] ; it provides robustness and the potential for global optimization in the face of many local minima. Because annealing incorporates controlled hillclimbing it can escape local minima and is essentially starting-point independent. Annealing also has other appealing properties including: the inherent robustness of the algorithm in the face of discontinuous cost functions, and the ability to optimize without derivatives, both of which are taken advantage of later in this paper. Two of these ideas are particularly pertinent to our implementation (which will be described in Section V), and are reviewed in more detail. They include the optimization formulation, and the use of simulated annealing for solving the optimization problem. Our work extends this synthesis-via-optimization formulation. In ASTRX/OBLX, the synthesis problem is mapped onto a constrained optimization formulation that is solved in an unconstrained fashion. As in [10] , [11] , and [14] , the circuit design problem is mapped to the nonlinear constrained optimization problem (NLP) of (1), where is the vector of independent variables-geometries of semiconductor devices or values of passive circuit components-that are changed to determine circuit performance; is a set of objective functions that codify performance specifications the designer wishes to optimize, e.g., area or power; and is a set of constraint functions that codify specifications that must be beyond a specific goal, e.g., 60 dB-. Scalar weights, , balance competing objectives. The decision variables can be described as a set , where is the set of allowable values for NLP (1) To allow the use of simulated annealing, in ASTRX/OBLX this constrained optimization problem is converted to an unconstrained optimization problem with the use of additional scalar weights (assuming constraint functions) (2) As a result, the goal becomes minimization of a scalar cost function, , defined by (2) . The key to this formulation is that the minimum of corresponds to the circuit design that best matches the given specifications. Thus, the synthesis task is divided into two subtasks: evaluating and searching for its minimum.
In the next section, we will revisit the general NLP optimization formulation of (1) with the aim of extending it to handle operating range and manufacturing line variations. Then, in Section V we will revisit the unconstrained formulation of (2) used in ASTRX/OBLX, when we discuss our annealing-based implementation.
III. INFINITE PROGRAMMING APPROACH TO ANALOG CIRCUIT SYNTHESIS
In this section we will expand the nonlinear constrained optimization formulation in ASTRX/OBLX to a nonlinear infinite programming formulation that considers operating range and parametric manufacturing variations. Our goal for this formulation is a complete model of the design problem, thereby solving the operating point and manufacturing variations in a unified manner. A complete model is required in order to use an optimization-based synthesis algorithm; partially modeled problems ignore practical constraints, hence, they let the optimization have freedom to search in areas that lead to impractical designs. The resulting unified formulation simultaneously synthesizes a circuit while handling the two independent variations. IC designers often guess worst case range limits from experience for use during the initial design phase. Once they have generated a sized schematic for the nominal operating point (i.e., bias, temperature) and process parameters, they test their design across a wide range of process and operating points (worst case set). Typically, the initial design meets specifications at several worst case points, but needs to be modified to ensure that the specifications are met at the rest of the worst case points. We will now first consider the types of worst case points found in circuits before proposing a representation that mathematically models them.
Let us begin with a typical example of an environmental operating point specification: the circuit power supply voltage, . Most designs have a 10% range specification on the power supply voltage, leading to an operating range V in a 5-V process. Graphs similar to the one shown in Fig. 1 for the performances in many analog circuits (from simulation, as well as from data books) show the following.
• Low designs are the ones most likely to fail to meet the performance specifications, so there is a need to consider the additional worst case point of 4.5 V in the mathematical program used to design the circuit.
• Not all of the performance parameters are monotonic functions of the operating point. Therefore, a mechanism to find the worst case point in the operating range for each performance function is needed. Even when the performance parameters are monotonic functions of the operating point, a mechanism to determine the worst case corner is needed since this corner may not be a priori known. To investigate the effect of introducing operating ranges to the NLP model of (1), let us consider the example of dc gain, a circuit performance metric, and the power supply voltage range, an operating range: the dc gain needs to be larger than 60 dB for every power supply voltage value in the range . This can be written as in (1), where is the vector of designable parameters, and is a new variable (in this example only a scalar), to represent the operating range (3) where is considered to be a range variable.
Since every single voltage in the given range needs to be investigated, this single operating range constraint adds an infinite number of constraints to the mathematical program. Heittich, Fiacco, and Kortanek present several papers in [6] , [21] which discuss nonlinear optimization problems where some constraints need to hold for a given range of an operating range variable. These problems, and the one just presented, are called semi-infinite programs due to their finite number of objectives and infinite number of constraints. When there is an infinite number of objective functions (due to the presence of a range variable in the objective function), the mathematical program is called an infinite program. The complete mathematical program can now be re-written as the nonlinear infinite program (NLIP) shown in (4) where is the vector set of operating point ranges and statistical manufacturing fluctuations NLIP (4) Equation (4) reduces into the NLP formulation of (1) if the range variables are considered to be fixed at their nominal values (this is how ASTRX/OBLX solves the nominal synthesis problem). So, we can see that environmental operating point variables that can vary over a continuous range can be incorporated directly into this nonlinear infinite programming formulation. However, for statistical fluctuations, such as those characterizing the manufacturing process, this formulation cannot be used directly. We need some suitable transformation of these statistical variations to treat them as in (4) .
Consider how designers empirically deal with statistical process variations in manual circuit design. Once the circuit meets the performance specifications at a few token worst case points, the designer begins improving the circuit's yield by statistical design techniques [22] - [25] . Some of these techniques also include operating ranges [26] , [27] . Such yield maximization algorithms can be used to determine the best design for a given set of specifications and a joint probability distribution of the fluctuations in the fabrication line. Our unified formulation attacks the problem of manufacturing line fluctuations, but in a different way than the yield maximization approach. Specifically, we convert the statistical variation problem into a range problem. This critical simplification allows us to treat both operating range variation and statistical manufacturing variation in a unified fashion. It has been shown that relatively few device model variables capture the bulk of the variations in a MOS manufacturing line [28] , [29] , with the most significant ones being threshold voltage, oxide thickness and the length and width lithographic variations. In practice, the oxide thickness variation is very tightly controlled in modern processes. In addition, for analog cells, the devices widths are much larger than the lengths. Therefore, the circuit performances will be more sensitive to length variations than to width variations. Therefore, two sources of variation, intrachip threshold voltage variation, and intrachip length reduction variation, dominate most analog designs.
is the difference in the threshold voltage between two identical devices on the same chip.
is the difference in the lengths of the identical devices on the same chip. This limited number of range variables is crucial to the run times of our approach, as we shall see later. To explain our modeling approach, let us consider an example where the remaining parameters do not vary.
What we want is a model of the fabrication line that allows us to determine sensible ranges for the constraints on and . While a simple strategy is to use the wafer acceptance specifications provided by the process engineers, we will consider a joint-probability distribution function (jpdf) that a fabricated chip has an intrachip threshold voltage difference of and an intrachip length difference of : . This will help in comparing and contrasting with the approaches previously used for yield optimization. This jpdf can be determined using measurements from test-circuits fabricated in the manufacturing line or via statistical process and device simulation [30] . We can draw the contours of as shown in Fig. 4 with the contour highlighted. In our model of the fabrication line variations, we will treat this contour in exactly the same way as a range variable. We, therefore, specify that the circuit being designed should work for every possible value of and within the contour. More exactly, we are constraining the yield to be at least .
Stepping back from this specific example to consider the general approach, we see that this is not a statistical IC design formulation of the synthesis problem. Instead it is a unified formulation that converts the problem of manufacturing line variations into the same numerical form as the operating range variations. We do this by converting these statistical fluctuations into a range variable which spans a sufficiently probable range of these statistical distributions. Our formulation in (4) reduces to the fixed tolerance problem (FTP) of [31] if we only consider only the design objectives (and ignore the design constraints), and if we replace each objective with the maximum in the range space. An alternative approach, followed by [32] considers the integral of the objective over the jpdf (a metric for yield) by discretizing it into a summation, and approximating the continuous jpdf with discrete probabilities. Such an approach more correctly weights the objective with the correct probabilities of the range variable capturing the manufacturing variation, but prevents the development of the unified approach. A unified approach is pursued in this work to let the optimization simultaneously handle all the constraints, thereby having a full model of the design problem. However, the price here is the simplified range model we must use for statistical variation.
We have shown how we can represent both operating range variation and (with some simplification) statistical manufacturing variation as constraints in a nonlinear infinite programming formulation for circuit synthesis. The next problem is how we might numerically solve such a formulation. This is discussed next.
IV. A CONCEPTUAL INFINITE PROGRAMMING ALGORITHM
In this section, we will review the solution of a simple nonlinear infinite program. We begin with a simplified form of the nonlinear infinite program to illustrate all the critical points of concern. Only a single design variable , and a single range variable are considered. Also, only a single objective, and a single constraint are considered, and functions and are assumed to be convex and continuous and the set is assumed to be convex. So, the problem is (5) In this problem, a point is feasible if (as a function of ) is less or equal to zero on the whole of . If is a finite set, then , represents a finite number of inequalities, and represents a finite number of objectives, the problem reduces to a common multiobjective nonlinear programming problem. On the other hand, if is an infinite set (as in the case of a continuous variable ), this problem is considered to be an infinite program.
Three existing approaches to solving this problem are now outlined. The first approach uses nondifferentiable optimization, while the second and third both use some discretizing approximation of the initial infinite set , based on gridding and cutting planes.
In the first approach, the for all term in the objective and constraint are re-written into a nondifferentiable optimization problem. The infinite number of objectives can be replaced with a single objective function as determined by the problem . The objective now minimizes, in -space, the worst case value of the objective function (which is in -space). This approach is akin to the one followed for solving multiobjective optimization problems. Similarly, the infinite number of constraints can be replaced by a single constraint function as determined by the problem . Note that the worst case value for is the maximum value in -space due to the direction of the inequality (a greater-than inequality would lead to a minimization in -space). In essence, the infinite constraints have been replaced by a single worst case constraint. Thus, the problem in (5) is equivalent to (6) The resulting objective and constraint are both no longer differentiable and can be solved by applying methods of nondifferentiable optimization [33] .
A second approach to solving the original problem, (5), is to overcome the infinite nature of the set by discretizing it to create a finite, approximate set via gridding. The simplest approach is to create a fine grid and, therefore, a large but finite number of objectives and constraints, and solve for the optimum using standard nonlinear programming approaches. A more elegant method is to create a coarse grid and solve a nonlinear program with a few constraints and objectives. Then, the information gained from this solution can be used to further refine the grid in the region of -space where this is necessary [34] .
Our solution approach is a derivative of the cutting planebased discretization originally proposed by [35] . The starting point is, for simplicity, a semi-infinite program, as shown in (7) . In addition to the assumptions leading to (5), only a single (finite) objective is considered. We call this Problem , and will refer back to this as we develop the conceptual algorithm (7) A more detailed discussion of the cutting plane-based discretization is presented to introduce notation needed for the annealing-within-annealing formulation that will be described in Section V. The infinite set is replaced with a worst case constraint. Since we are trying to ensure that , the worst case or critical point is the maximum value of with respect to , as shown in Fig. 5 . If the constraint value at the critical point is less than zero, then all points in -space will be less than zero, and the constraint due to the critical point is satisfied for the entire infinite set. Using this observation, we now break the infinite programming problem into two subproblems.
Let denote the problem
A simple conceptual algorithm begins with a and solves (9) to obtain . Then, is computed by solving . If for , we are done. Note that since was computed with the constraint , this constraint is trivially satisfied. Also, the critical point for is at , and if we meet the constraint at the critical point , we meet it within the entire range . So, if the inequality constraint is met, we have met the constraint, and are at the minimum value of the objective, implying we have solved the optimization problem, . If then we have not met the constraint, and we have to go on to solve another subproblem (10) for , etc. The reason we consider both of the critical points and in is to ensure eventual convergence. The subscript in the problem label indicates the iteration number. We can generalize this sequence of problems, labeled as , in which there are only constraints; they can be written as (11) This sequence is interspersed with the problems with . The flow of this conceptual algorithm is, therefore, a sequence of two alternating optimization problems as shown in Fig. 6 . Note that only has a finite number of constraints. Therefore, we have been able to convert the semi-infinite programming problem into a sequence of finite nonlinear optimization problems.
Each optimization, , adds a critical point, , resulting in a cutting plane , which reduces the feasible design space to that of Problem , at which point the algorithm converges to determine (12) where is any solution to Problem and is the objective value of the problem .
This overall approach, alternating an outer optimization which drives the basic design variables, with an inner optimization, which adds critical points to approximating the infinite set . The above conceptual solution can be generalized to handle more range variables and constraints, as well as to an objective that is a function of range variables. Pseudocode for the general algorithm appears in Fig. 7 where the set contains all the critical points determined by prior inner optimizations, is identically (8) with the subscript since there are now constraints, and problem is a generalization of (11) for multiple objective and constraint functions, which, for completeness, is (13) One of the problems of using this approach, like any other discretization approach, is that as increases, the number of constraints in Problem increases, therefore, we need to consider removing or pruning constraints for efficiency. This is often referred to as constraint-dropping. Eaves and Zangwill, in [35] show that under assumptions of convexity of the objective and constraint functions and , the constraint can be dropped from Problem if: • for the current solution , is larger than ; • ; • the next solution satisfies . Intuitively, implies that an operating point other than is contributing more significantly to the objective than which had led to the optimum . Also, means that the problem is feasible with the critical point. Finally ensures that the feasible set is a subset of , satisfying (12) . This constraint-dropping scheme suggests that the growth of complexity of Problem can be slowed if the objective is nondecreasing.
This study of the conceptual algorithm has shown that a solution to the nonlinear infinite program is possible using a sequence of alternating subproblems. These subproblems are finite and can be solved by traditional optimization techniques. We have also seen that in the case of nondecreasing , the algorithm will converge, and constraint dropping may be used to improve the computational complexity of the algorithm.
Unfortunately, in our circuit synthesis application, the assumptions of convexity of either the objective function or the feasibility region do not hold, thus, the convergence results such as those in [6] , [21] , and [35] also cannot be guaranteed here. Nevertheless, we can still employ the basic algorithm of Fig. 7 as an empirical framework, if we can find practical methods to solve the individual inner and outer nonlinear optimization problems created as this method progresses. We discuss how to do this next.
V. INFINITE PROGRAMMING IN ASTRX/OBLX
In this section we extend the nominal synthesis formulation in ASTRX/OBLX to a nonlinear infinite programming formulation. We first outline the approach using an illustrative example. In the domain of circuit synthesis, complicated combinations of nonlinear device characteristics make it extremely difficult, if not impossible, to make any statements about convexity. Hence, like in ASTRX/OBLX, we use a simulated annealing optimization method, and exploit its hill-climbing abilities in the solution of the nonlinear infinite programming problem. Our basic approach is to use a sequence of optimization subproblems as described in Fig. 7 .
For purposes of illustration, let us consider the example of (14) , with one (infinite) objective function which is , one (infinite) constraint which is , a single design variable, and a single range variable. For simplicity we assume a single design variable . So, our problem is formally: (14) In our conceptual algorithm, we started off with , which in the domain of circuit synthesis maps to the nominal operating point and device parameters for the manufacturing process (in this example 5.0 V). The first step (solving ) maps to the nominal synthesis problem, since it ignores all the other values of except for 5.0 V. Graphically, we can depict this problem as in Fig. 8 , with the optimal solution . Including the range variable leads to the cost function in Fig. 9 , where an additional dimension for the for all constraint is shown. The next step in the sequence of alternating optimization subproblems requires us to periodically freeze the circuit design variables , thus stopping ASTRX/OBLX, and go solve a new optimization problem to determine the worst case value of the range variable. This is the first inner optimization problem, whose cost function is described in Fig. 10 . The original outer optimization problem, , had found the minimum . We freeze the design variables at and take the slice of ( as the cost function for the inner optimization. Since we want to ensure that , this corresponds to a maximization problem. If the maximum value of power in the cost function meets the specification, then all points across the axis will meet the specification. Thus, the responsibility of the first inner optimization is to find the critical point, as in Fig. 11 .
In the conceptual algorithm, the link back to the second outer optimization involves adding another constraint to the finite problem to create another finite optimization problem . Since ASTRX/OBLX solves the constrained optimization problem by converting it to an unconstrained optimization problem, the addition of is handled by altering the ASTRX/OBLX cost function. The effect of adding this information must modify the cost function of the outer optimization in such a way to prevent it from searching around the areas that are optimal in the nominal sense, but not in the for all sense implied by the range variables. Fig. 12 shows this effect of adding the result of the inner optimization to the outer optimization cost function for our simple example about circuit power. The effect of this critical point is to make the original outer optimization result suboptimal. Thus, we need to re-run the outer optimization on this new cost function. If the inner optimization does not add any new critical points, then the outer optimization cost function remains the same, hence, no further outer optimizations are necessary.
We generate the second outer optimization cost function shown on the right graph of Fig. 12 using the critical points collected so far:
and . This cost function can be written as (15) The first term in the outer optimization cost function relates to the discretization of the infinite objective. In the nominal case, we were trying to minimize , and now we are minimizing the worst case value of the power at the discretized points. The second and third terms relate to the discretization of the infinite constraint. In the nominal cost function we have only one term for the constraint; now we have a term for every discretized value of . Solving this cost function, in terms of ASTRX/OBLX, is like designing a single circuit that is simultaneously working at two different operating points, and . Equation (15) reduces to the nominal synthesis formulation in ASTRX/OBLX described in (2) if we assume that the only possible value can take is . Now let us consider implementing the inner/outer optimization approach in the ASTRX/OBLX framework. First, let us consider the direct approach. OBLX currently solves the problem , and can easily be extended to solve the outer optimization problems . Each OBLX run takes from a few minutes to a few hours, making it prohibitive to consider this alternative. A possible second approach would be to iterate on the range space during every iteration of the design space . In other words, after each perturbation in the current ASTRX/OBLX annealing-based approach, the inner optimizations for each of the constraints, , will be launched to update the list of critical points. Such a fine grained interaction between the inner and outer optimizations is also not reasonable. Note that each inner optimization involves several iterations, or perturbations of the range variables; thus, we would have one nominal perturbation followed by several perturbations of the range variables, which is clearly unbalanced. The circuit design variable space is the larger and more complicated space, hence, more effort should be expended in determining the optimum in that space rather than determining more and more critical points.
Instead, we solve for the critical points in the middle of the annealing run, specifically, at each point when the annealing temperature related to the outer problem is reduced. This leads to a single annealing run to solve all the outer optimization problems (albeit slightly longer than simply solving the nominal synthesis problem, ). Inside this single annealing run, at every change in the annealing temperature, the number of critical points increases depending on the inner optimizations. This heuristic approach is the middle ground between solving the inner optimization problems at each perturbation of the outer annealing problem , and solving the inner optimization between each annealing run as suggested by the direct implementation of the conceptual scheme presented in the previous section. Furthermore, empirical testing shows that this scheme tends to converge in a reasonable time period.
Given this overview, we can specify more precisely the overall algorithm we employ. Fig. 13 gives pseudocode for this annealing-in-annealing approach, in which the inner-optimizations are performed at each temperature decrement in the outer-optimization. The functions frozen, done_at_tem-perature, generate, accept and update_temp are required for the annealing algorithm and are detailed in [4] and [7] . We find empirically that these temperature decrement steps form a natural set of discrete stopping points in the outer optimizations which are numerous enough to update the critical points frequently, but not so numerous as to overwhelm the actual circuit synthesis process with critical-point-finding optimizations.
Although Fig. 13 gives the overall algorithm in its general form, there are several practical observations which we can apply to reduce the overall amount of computation required. For example, Fig. 1 shows that it is not always necessary to do an inner optimization, since the function is often in practice a one-dimensionally monotonic function of . Thus, the first part of the solution of should involve a test for monotonicity. We use a large-scale sensitivity computation to determine monotonicity, and pick the appropriate corner of the operating point and/or manufacturing range from there. This test can be applied to operating point variables which have box constraints on them , where is the lower bound and is the upper bound for the dimension in which is one dimensionally monotonic). Applying such bounds to the statistical variables will lead to conservative designs. It will be left up to the user to tradeoff between applying these bounds and getting conservative designs quickly, or actually doing an inner optimization over the space of statistical design variables to get a more aggressive design.
Constraint pruning or constraint dropping can also be employed to reduce the total run times of the combined outer/inner optimization. Recall that each inner optimization has the effect of indicating to the outer optimization that it should simultaneously design the circuit for another value of the range variables. For the outer optimization, this means that each configuration perturbation (change in the design variables, ) needs one more complete circuit simulation for each additional critical point. This is the primary source of growth in terms of run-time for this approach. To control this growth in run-time, a critical point pruning method can be applied. Unfortunately, in our nonconvex domain, the Eaves and Zangwill [35] approach cannot work.
Instead, we consider dropping critical points using a least recently inactive heuristic. (Note in our conceptual discussion there was a single inequality, so additional critical points added just one constraint, which is why it was called constraint drop-ping by Eaves and Zangwill; in our problems the NLIP formulation has more than one constraint, so we prefer to use the term critical point dropping instead). During the early stages of the annealing, the Metropolis criterion encourages search across the entire design space, leading to the addition of several critical points that are not useful during the later stages of more focused searching. Our approach is to collect statistics for each critical point (each time the outer annealing decrements temperature) to indicate how often it is active. A critical point is considered to be active if a constraint evaluated at the critical point for the current design is violated. In the example of power minimization, we can look at (15) . Each time a critical point is active, its function will return a positive number to increase the cost at that design point. If the critical point is inactive, its function returns a zero, leaving the cost unaffected by that term. A critical point becomes inactive when one of two situations occurs. Either another critical point has been added that is more strict than the inactive critical point, or the search in -space has evolved to a region in this space where this critical point is no longer active.
In either case, we can drop this inactive critical point without affecting the cost function. There is a danger to doing this: the critical point may become active at a later point. We, therefore, need to regularly check for this, which we do during each per temperature iteration of the outer annealing. Therefore, our approach is not to drop a critical point completely, but rather to suppress the evaluation of the circuit at that critical point (hence, the critical point effectively does not contribute to the cost function). This saves us the time-consuming component of the each worst case point, the performance evaluation needed in each outer perturbation. In addition, late in the annealing, we unsuppress all evaluations ensuring that the final answer will meet all the critical points generated and will, therefore, be a synthesized manufacturable analog cell.
When the number of design constraints is large, critical points tend to always remain active, since at least one of the design constraints is active at each critical point. To overcome this, the total cost function contribution of each critical point is computed at each outer annealing temperature decrement. Critical points that contribute more than 15% (determined empirically) of the total cost function are always evaluated, while those contributing less are marked as inactive.
While various convergence proofs for the mathematical formulation of the infinite programming problem exist [6] , [21] , most require strict assumptions (e.g., linear constraint, convex objective). The analog circuit synthesis problem, on the other hand, tends to be highly nonlinear because of the mixture of discrete and continuous variables, our use of a penalty function for handling the constraints in the annealing formulation, and the inherent nonlinearities in the transistor models. The example set of cross sections of an OBLX cost surface showing a myriad of sharp peaks and valleys from [36] confirms that we cannot rely on any convexity assumptions.
Practical implementations of nondeterministic algorithms tend to have control parameters that are tuned to ensure quality solutions in the shortest amount of time. Our implementation of annealing uses the parameters determined in [4] , with the run times for both the inner and outer annealing growing as where is the number of synthesis variables for the outer annealer, and the number of range variables for the inner annealer. Of course, each of the evaluations of our cost function is proportional to the number of critical points that are active during the optimization, which can be an exponential function of the number of range variables. As the number of range variables tends to be small, this exponential nature has not been observed to be a critical issue in our experiments. Furthermore, the constraint dropping scheme can control this growth, as is shown in the results presented in Section VI.
VI. RESULTS
We applied the above annealing approach to solving the nonlinear infinite programming formulation of the analog circuit synthesis problem to a small operational transconductance amplifier (OTA) cell, and to a large folded cascode amplifier cell. We compare these results with the original ASTRX/OBLX [4] designs to show that it is indeed important to take parametric manufacturing variations and operating point variations into account during analog circuit synthesis. In both circuits, we first added the operating range as the only worst case variable to consider. In addition, we also considered global variations in transistor geometries, global parametric variations in threshold voltages, and intrachip parametric variations in the threshold voltages of matched devices on the OTA to show that the NLIP formulation can incorporate both inter and intrachip statistical fluctuations in the form of yield as a constraint. Fig. 14 shows the Simple OTA circuit and the test-jig used to simulate the circuit in HSPICE [37] for the results presented below. There are six design variables: the width and length of the differential-pair transistors (M1 and M2), the width and length of the current mirror transistors (M3 and M4), the width and length of the tail current source transistor (M5), and the voltage. For the NLIP formulation, we added the operating point variable as a worst case variable. We compare the designs generated by looking at the performance graphs across the operating range. Fig. 15 shows the dc gain performance of the ASTRX/OBLX and NLIP formulation design, simulated at 2.5 V (labeled Nominal) and , the specified output high voltage (3.75 V) . Note that at the nominal operating point 5.0 V, 2.5 V) the dc gain of the ASTRX/OBLX design is no more sensitive to the operating point than is the nominal NLIP design. This illustrates that even adding small-change sensitivity constraints at the nominal operating point would not improve the design. The actual worst case gain of this circuit will occur when the common mode of the input voltage (called here) is at its highest specified value, in this case the highest output voltage since the test-jig is configured for unity-gain feedback, and is at its lowest value. It is clear from the graph that it is necessary to use the NLIP formulation to ensure that the dc gain is relatively insensitive to the operating range. Since the critical point is an operating range corner, the designer can actually ask ASTRX/OBLX to design for that corner by prespecifying 4.5 V, and instead of their nominal values. However, it is not always possible a priori to identify the worst case corner in a larger example (with more worst case variables), and in some cases, the critical point can occur within the operating range.
The same experiment was repeated with the folded cascode amplifier shown in Fig. 16 . In this design, there are 12 designable widths and lengths, a designable compensation capacitance and two dc bias voltages. Again the single operating point variable was used. We simulated the ASTRX/OBLX and the NLIP designs' output swing across the operating range (shown in Fig. 17) . The output swing of the amplifier is a strong function of the region of operation of the output transistors (M3, M4, M5, and M6). The output swing is obtained by using a large-signal ac input, and determining the output voltage at which the output transistors move out of saturation (which will cause clipping in the output waveform). Compared to the OTA, this is a much more difficult design, hence, the output swing specification of 2.0 V is just met by both the ASTRX/OBLX design (at the nominal power supply voltage of 5.0 V) and the NLIP design (across the entire operating range). The ASTRX/OBLX design fails to meet the output swing specification for the lower half of the operating range 5.0 V). This is a common problem of nominal synthesis tools. For an optimal design, it biased the circuit so that the output transistors were at the edge of saturation, and a slight decrease in the voltage resulted in their moving out of saturation, hence, the output swing falls below the 2.0-V specification. Again the NLIP formulation overcomes this by more completely modeling the design problem.
Stable voltage and current references are required in practically every analog circuit. A common approach to providing such a reference is the bandgap reference circuit. Bandgap reference circuits are some of the most difficult circuits to design. Precision bandgap circuits are still solely designed by highly experienced expert designers in industry. In comparison, the circuit we have chosen for our next experiment is a simple first-order bandgap reference circuit. Fig. 18 shows the schematic of the bandgap reference circuit we synthesized for this experiment. It is based on the CMOS voltage reference described in [38] , but has been modified to generate a bias current instead. Analyzing this circuit using the Kirchhoff's Voltage Law equation set by the op-amp feedback loop indicated by the dotted loop in Fig. 18 , and first-order equations for the base-emitter and gate-source voltages as a function of bias current we can solve for the bias current (16) when the emitter ratio of to is 1 : 20, the device width and lengths so that M3, M4, and M5 are identical, that is, M3 and M4 share the same current that M5 sees. In this equation, , and where , thus the output current varies as , which is the best we'll be able to achieve if we synthesize this circuit.
In our bandgap synthesis experiment, we started off with the schematic shown in Fig. 18 . While the schematic shows hierarchy, with an op-amp to control the feedback, we flattened the entire schematic in our input to the synthesis system, replacing the op-amp with the simple OTA shown in Fig. 14. The matching considerations described above were used to determine which subset of the device geometries (MOS width and length and bipolar emitter areas) were the design variables. The output current was specified to be 25 A, and a test-jig was placed around the op-amp devices to code gain, unity gain frequency and phase margin specifications to ensure those devices behaved like an op-amp. It took about 10 min to synthesize a circuit to these specifications on a 133-MHz PowerPC 604-based machine. Fig. 19 shows the graph of the output current with respect to temperature. As can be seen from the ASTRX/OBLX design, a nominal synthesis of this circuit is extremely unstable with respect to temperature. In comparison, the NLIP formulation has a gentle slope with respect to temperature. As we have seen from the analysis above, this slope is to be expected (curve-fitting the data shows that the exponent is 0.42). We would need to expand the circuit topology to include curvature compensation resistors to ensure that has zero slope at room temperature.
In our next experiment we reconsider the OTA circuit of p and n devices, using a simple mismatch model proposed by [39] ). Note, the intrachip parametric variations are particularly challenging because their amplitude depends on the design variables-these variations are roughly proportional to . In this run there were six circuit design variables, and six worst case variables. We expect to see that the device sizes will be larger to minimize the effect of the mismatch in geometry and threshold voltage. It should be obvious that larger geometries reduce the sensitivity to the variation. In addition, larger devices are less sensitive to the mismatch than are smaller devices [39] , again pushing for larger designs. Fig. 20 shows the random component of the input referred offset voltage (the systematic component of both designs is less than 0.5 mV), at the 64 worst case corners of the six variables used in the design. The ASTRX/OBLX design can have a random offset voltage of up to 4 mV. The nonlinear infinite programming formulation of the analog circuit synthesis problem was set up with a random offset voltage specification of 2 mV. In the graph we have sorted the corners by the size of the random offset voltage in the ASTRX/OBLX design. From the graph it is clear that about half of the 64 corners need to be considered by the formulation. It is also clear that the optimization has reduced the random offset voltage only as much as was needed to meet the specification. For the half of the worst case corners that are not active constraints, the NLIP optimization returns a design whose random offsets are actually greater than that of the ASTRX/OBLX design for that corner. While these corners are currently inactive, at a different sizing and biasing for the circuit, those corners can easily become active. This prevents the designer using ASTRX/OBLX from a priori defining the list of critical points. In an incompletely specified problem, the optimization will find a solution that might violate a constraint that had not been specified.
Our approach can dynamically determine the actual critical points, using the inner annealing and the large-scale sensitivity of the cost function terms to the worst case variables, hence, it limits the designer's responsibility to just providing the worst case ranges. As expected, the device sizes from the NLIP formulation are larger to reduce sensitivity to mismatch. This is shown in Table I , with execution times of both runs. Note that the execution time of this run for this prototype implementation is only eight times more than the nominal design done by ASTRX/OBLX. The total number of critical points determined during this run was 12, thus, the outer optimization was evaluating 12 circuits simultaneously for each perturbation it made during the last stages of the synthesis. In addition, since the search space is more complicated due to the additional constraints, the annealer for the outer optimization has to do more total perturbations to ensure that it properly searches the design space. The least recently active critical point pruning approach accounts for the less than 12 run-time degradation when the 12 critical points are added. Without the use of the runtime selection of critical points, all 64 "known" corners of the range-space can be searched exhaustively, which is unnecessarily conservative. Alternatively, a designer specified list of limited critical points would have been much less than 12-some of the points were added by the annealing due to the sequence of designs the synthesis tool considered. Fig. 21 shows the effect of the inclusion of the simplified manufacturing variations into the synthesis process. We use the same metric used in Section I for this comparison, namely, postdesign yield optimization. More precisely, we start off with two nominal designs: one synthesized by ASTRX/OBLX and one synthesized by the NLIP formulation. We use yield optimization to improve the yield of both these circuits. Instead of the traditional yield optimization algorithms, we pursue an indirect method detailed in [5] . The actual yield optimization approach used was a penalty function method that penalizes designs that do not meet the desired circuit performances, while at the same time trying to improve the circuit's immunity to manufacturing line variations. At every iteration in this gradient-based approach we evaluate the yield using a Monte Carlo analysis, and this yield is plotted on the graph in Fig. 21 . The nonlinear infinite programming formulation provides a good starting point for the yield optimization, much like the manual design did in our earlier example. As in the previous case, the nominally synthesized design is a difficult starting point for yield optimization. The run with the nominal synthesis starting point terminates due to an inability to find a direction of improvement. Therefore, the sequence of NLIP-based synthesis and yield optimization truly leads to an automated environment for circuit synthesis with optimal yield, while the combination of nominal synthesis and yield optimization is inadequate in addressing the needs of automated analog cell-level design.
VII. CONCLUSION
In this paper, we have integrated analog circuit synthesis with worst case analysis of both parametric manufacturing and operating point variations. This unified approach maps the circuit design task into an infinite programming problem, and solves it using an annealing within annealing formulation. This integration has been used to design several manufacturable circuits with a reasonable CPU expenditure. By showing that an automated system can generate circuits that can meet some of the critical concerns of designers (operating range variations and parametric manufacturing variations), we believe that we have taken a significant step toward the routine use of analog synthesis tools in an industrial environment.
